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ABSTRACT 
Hydrogenated amorphous silicon (a-Si:H) thin film transistors (TFTs) are used as 
switching elements in large area active matrix liquid crystal displays and various image sensing 
devices for radiation detection.  The noise inherent in the a-Si:H TFTs contributes to the overall 
noise figure of such devices and degrades the signal to noise ratio; therefore, the noise is an 
important factor in the design of the devices.  The noise of the a-Si:H TFTs has been studied 
experimentally, but the origin of the noise is not understood.   
 
This work calculates the noise of the a-Si:H TFTs based on a simulation of operation of  
the TFTs and the hypothesis that the device noise is due to the intrinsic noise of the a-Si:H 
material.  An a-Si:H TFT with an inverted-staggered structure has been simulated by numerically 
solving the fundamental transport equations for various gate and drain-source voltages.  The 
drain-source curves derived from the simulation agree qualitatively with the experimental results: 
both the linear and saturated regions are observed.  The low frequency noise was calculated 
based on the charge density distribution in the channel obtained from the simulation and the 
known dependence of the noise in the a-Si:H on the charge density, Hooge’s relation.  The 
calculated noise power increases with the drain-source voltage and is inversely proportional to 
the gate voltage or the effective channel length.  The curves agree qualitatively with the 
experimental results.  The calculated noise power agrees quantitatively with the experiments 
when the scaling parameter in Hooge’s relation, Hα , is set to 
3101 −× .  This value agrees with the 
experimentally determined value for a-Si:H.  The results are consistent with the hypothesis that 
the low frequency noise in the a-Si:H TFTs is due to the material itself. 
 iii 
ACKNOWLEDGEMENTS 
 I would like to express my sincere gratitude to my supervisor, Dr. Robert Johanson, and 
co-supervisor, Dr. Safa O. Kasap, for giving me the opportunity to study in the material area.  
Especially, I like to thank Dr. Robert Johanson for his patience, support, advice and leadership 
throughout this project.  I would not finish this project without his assistance and support.  I 
would also like to thank all members of my research group; especially, Bud Fogal, Georgy Belev, 
Gokul Soundararajan, Hasibul Majid, Isha Dash, Kanghyun Kim, Sujata Panigrahi, Wee C Tan 
for their friendship and assistance.  Finally, I would like to thank my parents and my friend Peng 
Xu, for their patience, encouragement and love.  
 iv 
TABLE OF CONTENTS 
PERMISSION TO USE................................................................................................................... i 
ABSTRACT.................................................................................................................................... ii 
ACKNOWLEDGEMENTS........................................................................................................... iii 
TABLE OF CONTENTS............................................................................................................... iv 
LIST OF FIGURES ....................................................................................................................... vi 
LIST OF TABLES.......................................................................................................................... x 
LIST OF ABBREVIATIONS........................................................................................................ xi 
1. INTRODUCTION ...................................................................................................................... 1 
1.1 Field Effect Transistors......................................................................................................... 1 
1.2 Applications of TFTs ............................................................................................................ 5 
1.3 Silicon and Amorphous Silicon ............................................................................................ 7 
1.4 Previous Work on a-Si:H TFTs ............................................................................................ 8 
1.5 Research Objectives............................................................................................................ 10 
1.6 Thesis Outline ..................................................................................................................... 11 
2. NOISE....................................................................................................................................... 12 
2.1 Thermal Noise..................................................................................................................... 12 
2.2 Shot Noise........................................................................................................................... 13 
2.2.1 Derivation of Shot Noise ............................................................................................. 14 
2.3 f/1  or Flicker Noise.......................................................................................................... 16 
2.3.1 Scale Invariance ........................................................................................................... 17 
2.3.2 Hooge’s Empirical Relation......................................................................................... 17 
2.4 Mathematical Analysis of Noise......................................................................................... 18 
2.4.1 Energy Theorems ......................................................................................................... 19 
3. a-Si:H TFTs DEVICE CHARACTERISTICS ......................................................................... 22 
3.1 The Basic Properties of Amorphous Silicon....................................................................... 22 
3.1.2 Density of States .......................................................................................................... 23 
3.1.3 Trapping....................................................................................................................... 25 
3.1.4 Noise Generation via Trapping.................................................................................... 26 
3.2 Hydrogenated Amorphous Silicon Thin Film Transistor (TFT) Structure......................... 27 
3.2.1 Operation of TFT ......................................................................................................... 29 
 v 
4 SIMULATION: METHODS AND APPLICATIONS .............................................................. 32 
4.1 Fundamental Equations....................................................................................................... 32 
4.1.1 Poisson’s Equation....................................................................................................... 32 
4.1.2 Current Equation.......................................................................................................... 33 
4.1.3 Continuity Equation ..................................................................................................... 35 
4.2 Discrete or Finite Difference Equations ............................................................................. 36 
4.3 Two Dimensional Poisson’s Solver .................................................................................... 40 
4.3.1 The Jacobi’s Method.................................................................................................... 41 
4.3.2 The Gauss-Seidel Method............................................................................................ 43 
4.3.3 The Successive Over-Relaxation Method and Poisson’s Equation ............................. 44 
4.3.4 Verification of the Successive Over-Relaxation Method ............................................ 47 
4.4 Two Dielectric Constants.................................................................................................... 53 
4.4.1 Testing of the Boundary between Dielectrics .............................................................. 55 
4.6 Boundary Conditions .......................................................................................................... 56 
4.7 Flow Chart .......................................................................................................................... 58 
4.8 Normalized Noise Power Spectral Density in the Channel of a FET ................................. 59 
5 SIMULATION RESULTS AND DISCUSSION ...................................................................... 65 
5.1 Simulation Results and Data Analysis ................................................................................ 65 
5.2 The Effect of Drain-Source Voltage on Noise Spectrum ................................................... 79 
5.3 The Effect of Drain-Source Current on Noise Power Spectra ............................................ 82 
5.4 The Effect of Gate Voltage on Noise Power Spectra ......................................................... 84 
6. CONCLUSIONS AND FUTURE WORK ............................................................................... 87 
 vi 
LIST OF FIGURES 
Figure 1 Basic structures of enhancement-mode and depletion-mode FET. ................................ 2 
 
Figure 2 A voltage applies to the gate. ........................................................................................ 2 
 
Figure 3 Operation of a p-type enhancement-mode FET............................................................ 4 
 
Figure 4 The flat panel detector signal chain (indirect conversion)............................................ 5 
 
Figure 5 (a) Cross section of two pixels in a direct conversion x-ray detector 
                  (b) Schemaatic diagram of an activee matrix array. ..................................................... 6 
 
Figure 6 Basic structures of silicon and amorphous silicon. ....................................................... 7 
 
Figure 7 Normalized noise power density versus inverse gate voltage minus threshold voltage 
for different channel length TFTs. ................................................................................ 9 
 
Figure 8 Normalized noise power density versus inverse channel length for different gate 
voltages gV ................................................................................................................... 9 
 
Figure 9 Normalized noise power density versus dsV  at different gV  for the 0.5 aspect ratio 
TFT. ............................................................................................................................ 10 
 
Figure 10 pn  junction................................................................................................................. 14 
 
Figure 11 (a) The density of states in a crystalline material 
                  (b) The density of states in an amorphous material .................................................... 24 
 
Figure 12 (a) Recombination.  An electron in the conduction band (CB) is trapped by a 
                        localized state at energy rE .  Later, a hole in the valence band (VB) is trapped by 
                        the same state, resulting in recombination. 
                  (b) Trapping and de-trapping of electrons. An electron in the conduction band (CB) 
                        is trapped by a localized states at energy tE .  Later, the electron is thermally 
                        excited back to the conduction band…………………………….…………..…...26 
 
Figure 13 An inverted-staggered (bottom-gate) a-Si:H TFT structure. ...................................... 27 
 
Figure 14 A few of the most popular a-Si:H TFT structures. ..................................................... 28 
 
Figure 15 (a) Cross sectional view of a back-channel-etched (BCE) a-Si:H TFT 
                  (b) Cross sectional view of an etch-stopper (ES) a-Si:H TFT.................................... 28 
 
Figure 16 The basic operation of the a-Si:H TFTs...................................................................... 30 
Figure 17 Leaving and entering flux of charge carriers in a region. ........................................... 35 
 vii 
 
Figure 18 Grid points evenly spaced along the x  and the y  directions..................................... 37 
 
Figure 19 The electric field E
v
 in x and y direction. ................................................................... 39 
 
Figure 20 Grid points in red-black order..................................................................................... 46 
 
Figure 21 Boundary condition of y .. ......................................................................................... 47 
 
Figure 22 Distribution of charge density......................................................................................49 
 
Figure 23 Geometry for testing Poisson’s equation.  Uniform charge density is confined to the 
centre square and the boundary is grounded………………..………………..………50 
 
Figure 24 Numerical solution of Poisson’s equation. ................................................................. 51 
 
Figure 25 Difference between the numeric and analytic solutions (81 by 81 grid). ................... 52 
 
Figure 26 Difference between the numeric and analytic solutions (401 by 401 grid). ............... 52 
 
Figure 27 Boundary between two dielectric constants................................................................ 53 
 
Figure 28 The electric field along y  direction. .......................................................................... 55 
 
Figure 29 Boundaries of the grid................................................................................................. 56 
 
Figure 30 Flowchart. ................................................................................................................... 58 
 
Figure 31 Grid points in the channel of a FET............................................................................ 59 
 
Figure 32 Resistors connected in series. ..................................................................................... 61 
 
Figure 33 Conductors connected in parallel................................................................................ 62 
 
Figure 34 The three dimensional geometry of the FET. ............................................................. 65 
 
Figure 35 Free charge densities in the FET when V0=gV  and V0=dsV  for a simulated time of 
µs8.4 ........................................................................................................................... 66 
 
Figure 36 The drain-source current when V0=gV  and V0=dsV  for a simulated time of µs8.4
..................................................................................................................................... 66 
 
Figure 37 Magnitude of the drain-source current vs simulated time for grid of 26 x 90. ........... 68 
 
 viii 
Figure 38 Free charge densities of the FET when V10=gV  and V0=dsV  for a simulated time 
of µs8.18 . .................................................................................................................... 69 
 
Figure 39 Free charge densities in y  direction for a simulated time of µs8.18  at the midpoint 
between the source and the drain. ............................................................................... 69 
 
Figure 40 The drain-source current under the gate when V10=gV  and 0V=dsV  for a simulated 
time of µs8.18 ............................................................................................................. 70 
 
Figure 41 The drain-source current when V15=gV  and V10=dsV  for a simulated time of 
µs5.16 . ........................................................................................................................ 71 
 
Figure 42 The voltage along the channel for V5=dsV  for the cells adjacent to the insulator.... 71 
 
Figure 43 Simulation results charge densities when V13=dsV  and V10=gV  for a simulated 
time of µs2.18 ............................................................................................................. 72 
 
Figure 44 Simulation results charge densities when V13=dsV  and V15=gV  for a simulated 
time of µs9.1 ............................................................................................................... 73 
 
Figure 45 The length of the accumulation region of the channel versus dsV  for V5=gV  
(simulated time varied from µs4.16  to µs29  depending on the run). ........................ 73 
 
Figure 46 Simulation results dsI  versus dsV  for different gate voltages (simulated times from 
µs20  to µs25 ). ........................................................................................................... 74 
 
Figure 47 Experimental results dsI  versus dsV  for different gate voltages . ............................... 75 
 
Figure 48 Magnitude of dsI  from the experimental and the simulation results when V15=gV  
(simulated times range from µs8  to µs27 ). ............................................................... 76 
 
Figure 49 Simulation results for dsI  versus gV  (simulated times from µs20  to µs25 ). ............ 77 
 
Figure 50 Magnitude of dsI  versus dsV  when V15=gV  (simulated times from µs9  to µs25 ). 78 
 
Figure 51 Simulation results 2/1)( dsI  versus gV  (simulated times from µs20  to µs25 ). ........... 79 
 
Figure 52 Simulation results nS  versus dsV  for different gV  (simulated times from µs20  to 
µs31 ). .......................................................................................................................... 80 
 
 ix 
Figure 53 Experimental results nS  versus dsV  for different gV . ................................................. 81 
 
Figure 54 Simulation results nS  versus dsI  (simulated times range from µs20  to µs31 ). ........ 83 
 
Figure 55 The effective channel length with the drain-source current when V15=gV  (simulated 
times range from µs3.8  to µs27 ). .............................................................................. 83 
 
Figure 56 Experiment results nS  versus dsI  for different gV . .................................................... 84 
 
Figure 57 Simulation results nS  versus gV/1  for different dsV  (simulated times range from 
µs20  to µs25 ). ........................................................................................................... 86 
 
 x 
LIST OF TABLES 
 
Table 3.1 The correspondence between features of the atomic structure and the resulting 
electronic properties ................................................................................................... 23 
 
 
 xi 
LIST OF ABBREVIATIONS 
 
a-Si:H Hydrogenated amorphous silicon 
AMA Active matrix array 
B  Bandwidth (Hz) 
BCE Back-channel-etched  
C  Capacitance per unit area (F/m2) 
eD  Electron diffusion constant (m2s-1) 
hD  Hole diffusion constant (m2s-1) 
DOS Density of states (m-3J-1) 
CE  Conduction energy (eV) 
VE  Valance energy (eV) 
FE  Fermi energy (eV) 
ES Etch-stopper 
f  Frequency (Hz) 
FEM Finite element method 
FETs Field effect transistors 
eG  Generation rate (electrons) (m-3s-1) 
hG  Generation rate (holes) (m-3s-1) 
GS Gauss-Seidel method 
h  Space between two points (m) 
DCI  DC current (A) 
dsI  Drain source current (A) 
rmsI  rms current (A) 
IGFETs Insulated gate field effect transistors 
JFETs Junction field effect transistors 
k  Boltzmann’s constant K)J/10(1.38 23 °× −  
 xii 
L  Channel length (m) 
LCD Liquid crystal display 
MOSFET Metal-oxide semiconductor FET 
n  Electrons concentration (m-3) 
fn  Concentration of the mobile electrons (m-3) 
N  Number of carriers (m-3) 
DN  Electron concentration per unit area at drain 
−
AN  Ionized acceptors (m
-3) 
+
DN  Ionized donors (m
-3) 
SN  Electron concentration per unit area at source 
totalN  Total number of carriers (m-3) 
p  Holes concentration (m-3) 
fp  Concentration of mobile holes (m-3) 
P  Thermal noise power spectral density  
q  Electronic charge ( C101.602 19−× ) 
R  Resistance (Ω) 
eR  Recombination rate (electrons) (m-3s-1) 
hR  Recombination rate (holes) (m-3s-1) 
0R  Mean resistance (Ω) 
rms Root mean square 
S  Power spectral density (Hz-1) 
nS  Normalized current noise power density (Hz-1) 
rS  Power spectral density of resistance fluctuations (Hz-1) 
SOR Successive over-relaxation method 
T  Temperature (K) 
jt  Random arrival times of the carriers (s) 
TFTs Thin film transistors 
V  Voltage (V) 
 xiii 
dsV  Source-drain voltage (V) 
gV  Gate voltage (V) 
thV  Threshold voltage (V) 
W  Channel width (m) 
ω  Angular frequency (rad s-1) 
Hα  Hooge’s parameter 
γ  Correlation coefficient 
λ  Tunneling constant for electrons 
eµ  Mobility of electrons (m2V-1s-1) 
hµ  Mobility of holes (m2V-1s-1) 
latµ  Mobility associated with lattice scattering 
impµ  Mobility associated with impurity 
τ  Delay time (s) 
0ν  Trap release frequency 
ρ  Charge density (Cm-3) 
D
v
 
Displacement field  
E
v
 
Electric field (V-1m) 
ε  Permittivity of medium (Fm-1) 
0ε  Permittivity of free space 1112 mCV 10(8.8542 −−−×  or )Fm 1−  
rε  Dielectric constant or relative permittivity 
τ  Relaxation time (s) 
σ  Conductivity (Ω-1m-1) 
 1 
1. INTRODUCTION 
 
This chapter will briefly introduce the fundamentals and applications of field effect 
transistors (FETs) and explain the difference between silicon and amorphous silicon.  The 
objectives of the research are also introduced in this chapter.  The motivation for the research 
came from previous experimental results that are briefly discussed. 
 
 1.1 Field Effect Transistors 
 
A transistor is an electronic device used to control the flow of electricity; an example, of 
concern to this thesis, is the field effect transistor.  A FET has four terminals that are known as 
source, gate, drain and substrate.  In the field effect transistor, the channel defines the current 
path in the semiconductor.  A gate voltage generates an electric field that controls the channel 
region to block or allow the flow of carriers from the source to the drain.  The FET acts like a 
resistor, where the resistance is controlled by the gate voltage.  This is why FETs are sometimes 
called voltage controlled resistors.  The following paragraph introduces the various types of 
FETs and explains how they operate. 
 
FETs can be classified into two main groups: insulated gate field effect transistors 
(IGFETs) and junction field effect transistors (JFETs).  In an IGFET, an insulator prevents 
conduction between the gate and the channel.  IGFETs can be made from bulk semiconductor 
such as a silicon wafer or a thin layer of semiconductor; the latter are sometimes referred to as 
thin-film transistors (TFTs).  The most common structure for an IGFET is the metal-oxide 
semiconductor FET (MOSFET).  MOSFETs and TFTs are the most important and commonly 
used semiconductor devices today.  JFETs use a reverse biased p-n junction to separate the gate 
from the channel.  JFETs are not part of my research and will not be discussed further. 
 
MOSFETs come in four varieties depending on the channel doping (n-type or p-type) and 
the mode of operation (enhancement-mode (Figure 1(a)) or depletion-mode (Figure 1(b))). 
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Figure 1 Basic structures of enhancement-mode and depletion-mode FET. 
 
In all varieties of FETs, the transistor behavior is due to the field effect.  That is, a voltage 
applied to the gate will attract one sign of carrier and repel the other sign of carrier from the 
region just under the insulator and thus alter the densities of carriers.  The channel region of a 
FET is shown in Figure 2.  In depletion-mode devices, the number of carriers in the channel is 
reduced by the field effect leading to an increase in resistance with the gate voltage, whereas in 
an enhancement-mode device the number of carriers is increased, and the resistance is decreased 
with the gate voltage. 
 
                      
 
Figure 2 A voltage applies to the gate. 
 
The operation in the actual devices is more complicated because the junction with the 
drain and the source is also important.  Also, the shape and size of the conducting channel in the 
FET vary when different gate voltages are applied.  Let us consider the operation of a p-type 
substrate enhancement-mode MOSFET (Figure 3).  The source and the drain are doped +n .  A 
Metal Layer 
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Semiconductor 
Gate Voltage  
Source 
Gate 
Drain 
   Substrate 
(a)       (b) 
Gate 
Source Drain 
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negative gate voltage will attract holes to the semiconductor insulator interface.  By increasing 
the negative gate voltage, more holes will be attracted and a +p  region at the interface will form 
(Figure 3(a)).  However, the +n +p  interfaces at the source and drain prevent any significant 
current from flowing through the channel because no matter what voltage is applied from source 
to drain one of the +n +p  junctions will be reverse-based.  On the other hand, a positive gate 
voltage will attract electrons, and electrons recombine with holes leading to a region depleted of 
carriers (Figure 3(b)).  No current flows between the source and drain.  As the gate voltage )( gV  
is increased, the size of depletion region increases until a threshold voltage )( thV  is reached 
where electrons start to accumulate.  Above the threshold voltage )( thg VV > , an n-type channel 
forms (Figure 3(c)).  The junction between the channel and either source or drain is n +n  which 
is ohmic, and current can now flow when a source-drain voltage )( dsV  is applied.  If V0=dsV , 
then the thickness of the channel is uniform along its length.  For V0>dsV , the potential along 
the channel increases from zero at the source to dsV  at the drain.  Because the voltage drop from 
gate to drain is less than the voltage drop from gate to source, the field effect is less at the drain 
causing the channel to narrow across the device.  If the gate voltage and the drain voltage satisfy 
the conditions thg VV >  and thgds VVV −≥ , then “pinch off” occurs, that is, the channel depth 
goes to zero before reaching the drain.  Under the “pinch off” condition, there is not enough 
potential difference between the gate and channel to maintain the inversion region near the drain.  
The depletion region will close the channel (Figure 3(d)).  As the potential at the drain is 
increased further, the “pinch off” point moves toward the source (Figure 3(e)). 
 4 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 3 Operation of a p-type enhancement-mode FET [1]. 
 
 
However, current continues to flow because there is a potential drop between the source and the 
“pinch off” point that results in a current flow in the part of the channel that remains inverted.  
The carriers that reach the “pinch off” point are injected into the depleted region and continue to 
the drain. 
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1.2 Applications of TFTs 
 
TFTs are commonly used in large area microelectronics.  Active matrix liquid crystal 
displays use a TFT to control each pixel line.  Sensor arrays also use TFTs to gate the detector 
signals.  Of interest to researchers at the University of Saskatchewan are the two dimensional 
TFT arrays used in digital x-ray imagers.  A flat panel x-ray detector uses a photoconductor 
combined with an active matrix array (AMA).  Figure 4 shows how a flat panel detector signal 
chain is used in medical diagnostics.  There are two types of detectors depending on how the x-
rays are detected: indirect conversion or direct conversion.  In indirect conversion, the x-rays are 
converted into visible light by a scintillation layer and then the visible light is detected by the 
photoconductor.  In direct conversion, the photoconductor is sensitive to x-rays that directly 
produce electron-hole pairs. 
 
 
 
 
 
 
Figure 4 The flat panel detector signal chain (indirect conversion) [2]. 
 
In both cases a signal is produced for each pixel that is gated by the TFT array.  The structure of 
an active matrix array and the cross section of a direct conversion detector are shown in Figure 5.  
In indirect conversion, the visible light is converted to a current in a photodiode that is gated by 
the TFT to a sense amplifier.  In direct conversion, the absorbed x-rays produce electron-hole 
pairs that are separated in the photoconductor (e.g. stabilized a-Se) by an applied electric field 
Phantom 
x-ray Tube 
x-ray Photons 
Electrons 
Scintillation Layer 
Photo Diodes 
Amorphous Silicon 
Electronic Image Data 
Visible Light Photons x-ray  
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(Figure 5(a)).  The charge is collected on a capacitor that is periodically discharged through the 
TFT into an integrating amplifier.  The total amount of charge is proportional to the x-ray flux 
hitting the pixel.  
 
 
   (a)  
 
 
   (b) 
 
Figure 5 (a) Cross section of two pixels in a direct conversion x-ray detector [3]. 
                (b) Schematic diagram of an active matrix array [3]. 
 
The detector is composed of an active matrix array that has nm ×  TFT based individual 
pixels.  Figure 5(b) shows that all the TFTs in a row have their gates connected and all the TFTs 
in a column are connected to an amplifier.  When a gate line i  is activated, all the TFTs in that 
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row are turned on.  The charges stored in the pixel capacitances are read out row by row and 
transferred to a computer until all the matrix arrays are read out.  
 
The performance of the detector is limited by the overall signal to noise ratio.  The noise 
can come from many sources including shot noise in the x-ray flux, gate-line resistance and data-
line resistance generated Johnson noise, current generated shot noise, and pixel noise.  The pixel 
noise can come from charge trapped in the TFT, the current channel of the TFT, and the 
photodiode or photoconductor.  The TFTs contribute to the overall noise of the detector, and for 
this reason it is necessary to understand the origins of the TFT noise. 
 
1.3 Silicon and Amorphous Silicon 
 
Silicon is a chemical element with valence four, and each atom is normally bonded to 
four neighboring silicon atoms.  Solid silicon can form a continuous crystalline lattice, as shown 
in Figure 6(a) [4].  Crystalline silicon is used to manufacture integrated circuits and is also the 
most widely used photovoltaic material. 
 
 
Figure 6 Basic structures of silicon and amorphous silicon. 
 
 
Amorphous silicon is the non-crystalline form of silicon.  The atoms lack the regular 
ordered structure of a crystal.  Some atoms may have fewer than four nearest neighbors in which 
case a bond is unsatisfied, this bond is known as dangling bond.  In amorphous silicon although 
(a) Silicon structure [4] (b) Amorphous silicon structure [5] 
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almost every atom is still bonded to four others, the network of atoms is disordered, as 
schematically shown in Figure 6(b) [5].  Therefore, disorder of the atomic structure is the main 
feature that distinguishes amorphous from crystalline semiconductors.  Because the covalent 
bonds between the atoms in amorphous silicon are similar to those in crystalline silicon, and 
most atoms have the same number of neighbors, and similar average bond lengths and bond 
angles, the two materials have roughly similar overall electronic structure.  However, the high 
concentration of dangling bonds in amorphous silicon prevents it from being used in electronic 
devices since the material can not be doped and has no field effect.  In 1969, Chittick et al. made 
the first hydrogenated amorphous silicon (a-Si:H).  Adding hydrogen passivates the dangling 
bonds greatly lowering their density.  Ten years later, Le Comber et al. made the first a-Si:H thin 
film transistor [6].  Since then a-Si:H has been widely used in many applications, such as the 
active layer in thin-film transistors.   
 
Compared to crystalline silicon, a-Si:H requires a low deposition temperature, and it can 
be deposited over a large area.  Therefore, a-Si:H is much cheaper than crystalline silicon for 
applications requiring a thin-film semiconductor over a large area such as TFT arrays or 
photovoltaics.  The electronic properties of amorphous silicon will be explained in more detail in 
chapter three. 
 
1.4 Previous Work on a-Si:H TFTs 
 
Mr. Kim was a master student under the supervision of Dr. Johanson.  He did the 
physical measurements of the noise of a-Si:H TFTs.  His research studied the characteristics of 
low frequency noise in a-Si:H TFTs and how the noise depends on gate voltage and source-drain 
current.  Some results are shown in Figure 7 to Figure 9.  He showed the magnitude of the noise 
was inversely proportional to gate voltage (Figure 7) and it was also inversely proportional to the 
channel length (Figure 8).  He also found that the drain-source voltage had an effect on the noise, 
as shown in Figure 9 [7]. 
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Figure 7 Normalized noise power density versus inverse gate voltage minus threshold voltage 
for different channel length TFTs [7]. 
 
 
 
Figure 8 Normalized noise power density versus inverse channel length for different gate 
voltages gV  [7]. 
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Figure 9 Normalized noise power density vs dsV  at different gV  for the 0.5 aspect ratio TFT [7]. 
 
1.5 Research Objectives 
 
a-Si:H TFTs are commonly used as the switching devices in the detectors.  The noise 
inherent in the a-Si:H TFTs contributes to the overall noise figure of the detectors and degrades 
the signal to noise ratio.  Therefore, the noise is an important factor in the design of the devices.  
The noise of the TFTs must be measured and studied in order to reduce the noise level and as a 
consequence improve detector quality.  
 
The primary goal of this research is to understand the measured noise of a-Si:H TFTs and 
in particular to test hypothesis put forward by Mr. Kim to explain the observed dependence on 
gate voltage, length and source-drain voltage.  The goal is accomplished by simulating the 
operation of the a-Si:H TFT using the basic equations of electromagnetism and the known 
properties of a-Si:H.  The results of the simulations allow a noise figure to be calculated and 
compared to the experimental results.  
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1.6 Thesis Outline 
 
This thesis has been divided into six chapters.  Chapter one briefly introduces field effect 
transistors, crystalline silicon, amorphous silicon and applications of a-Si:H TFTs.  It also 
introduces the experimental results from previous experiments.  Chapter two introduces the types 
of noise and the mathematics of noise analysis.  Chapter three introduces the basic properties of 
amorphous silicon hydride.  Chapter four explains the simulation in detail.  Chapter five contains 
the simulation results.  Chapter six presents conclusion and summary of suggestions for future 
work.   
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2. NOISE 
 
Noise is any unwanted signal that reduces or distorts the quality of the signal and 
information carried by the signal.  Intrinsic noise sources and extrinsic noise sources are two 
fundamental types of noise sources that affect electrical circuits.  Intrinsic noise is generated by 
the components of an electrical circuit and depends on the particular device.  Extrinsic noise is 
generated by the surrounding environment and interactions between circuits.  Thermal noise, 
shot noise, flicker or f/1  noise and diffusion noise are the most commonly encountered types of 
intrinsic noise.  These intrinsic noise sources produce random fluctuations.  This chapter 
introduces the three most important intrinsic noise sources: thermal noise, shot noise and f/1  
noise.  Thermal noise and shot noise exist in all devices and produce “white noise”; that is the 
noise power density is the same at all frequencies.  f/1  noise depends on frequency having a 
higher power density at lower frequencies.  Thermal noise or shot noise are well understood, so I 
will briefly describe them.  f/1  noise will be discussed in more detail.  The last part of this 
chapter describes the mathematics used to describe or calculate any noise process. 
 
2.1 Thermal Noise 
 
Thermal noise, often referred to as Johnson noise, is generated by the random motion of 
charge carriers in electronic components.  Inside of a conductor, carriers are in random motion 
because of thermal energy.  The random motion causes a temporary net accumulation of charge 
on one side or the other side, leading to a fluctuating voltage across the material.  However, there 
is no permanent accumulation of carriers so the mean value of the fluctuation is zero, but the root 
mean square (rms) value is not zero.  Any device with a finite resistance produces thermal noise.  
The rms voltage is a function of the temperature and the resistance and is given by  
 
 kTRBVrms 4=  (2.1) 
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where k  is Boltzmann’s constant K)J/10(1.38 23 °× − , T  is the temperature expressed in Kelvin, 
R  is the resistance, and B  is the bandwidth of the equipment used to measure this noise [8].  A 
formula for the rms current can derive from Equation 2.1 and is given by 
 
R
kTBI rms
4
=  (2.2) 
 
The magnitude of thermal noise increases as the random motion increases with temperature.  
Equation 2.1 shows that thermal noise only disappears at absolute zero; however, there are three 
ways to reduce thermal voltage noise: narrow the bandwidth B , reduce resistance R  or reduce 
the temperature T  of electronic components.  The thermal noise power spectral density can also 
be derived from Equation 2.1 and is given by  
 
kTB
R
VP 4
2
==  
kT
df
dP 4=  (2.3) 
 
where f  is the frequency.  Equation 2.3 shows that thermal noise is white noise because power 
spectral density has equal power in each frequency interval df . 
 
2.2 Shot Noise 
 
Shot noise is a type of noise associated with the flow of discrete particles that are 
uncorrelated.  For example: rain drops pattering on a roof, or photons of light hitting a detector.  
Another example is electric current flow because electrons and holes carry a discrete amount of 
charge.  If the charge carriers are uncorrelated then the current will have shot noise.  However, 
interactions between charge carriers can introduce correlations effectively suppressing randomly 
occurring bunches.  Measured shot noise in a current is often less than predicted by theory, such 
as in the current flowing through a large resistor.  But shot noise can be restored if the carriers 
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are randomized, for example, at a barrier such as a reversed bias pn  junction (Figure 10).  The 
current flow is determined by the carriers that get over the barrier – a random process.  In order 
to observe shot noise, each carrier that enters the “observation” point or region must do so as a 
random event and independent of any other carrier that crosses this “observation” point.   
 
 
 
 
It is impossible to predict the motion of an electron, but it is possible to calculate the 
average net velocity of an electron or the average number of electrons drifting past a particular 
point or an “observation” region per time interval.  The spectral density of shot noise can be 
deduced based on these assumptions.  
 
2.2.1 Derivation of Shot Noise 
 
Under forward bias in a pn  junction, a carrier crossing the depletion region 
(“observation” region) of the junction is a random event and independent of the other carriers 
crossing this region, which is a Poisson process.  The resulting current consists of a large number 
of independent current pulses.  The average of these current pulses is a DC current.  If we use an 
ideal ammeter (input impedance is zero) to measure the current then the ammeter shows that the 
current also has fluctuations [9].   
 
The current flow can be described as a delta function.  jt  are the random arrival times of 
the carriers.  Then  
∑ −=
j
jttqtI )()( δ  (2.4) 
p-type 
Silicon 
n-type 
Silicon 
Depletion Region 
−e  
Figure 10 pn  junction. 
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N  is defined as the number of carriers crossing the observation region in a time interval 
]
2
T
,
2
T
-[ .  DCI  is the DC current.  Then 
 
q
T
NIDC =  (2.5) 
 
The autocorrelation function of the current pulse is given by [10] 
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We apply Equation 2.4 to Equation 2.6 to find the autocorrelation of the delta function current 
pulse [9].  
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The arrival times are equal 'jj = , and the random arrival times of the carriers are equal 
'jj tt = .  
If there are N  values of carriers jt , Equation 2.7 changes to 
 
)'()'(
2
tN
T
q
tRI δ=          (2.8) 
 
Now, we apply Equation 2.5 to Equation 2.8, then 
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              )'()'( tqItR DCI δ=           (2.9) 
 
The Wiener-Khintchine theorem states that the noise spectrum is the Fourier transform of the 
autocorrelation function, then  
 
     ∫
∞
∞−
−
= ')'(2)( '2 dtetRfS πftjII             (2.10) 
 
where )( fS I  is the power spectral density.  We apply Equation 2.9 to Equation 2.10, then 
 
                    DCI qIfS 2)( =                               (2.11) 
 
Equation 2.11 shows that the spectral density of shot noise is only a function of the DC current 
flowing through the device.  Compared to thermal noise, shot noise can not be eliminated by 
lowering the temperature.  The shot noise spectral density does not have any frequency 
dependence, i.e. white noise. 
 
2.3 f/1  or Flicker Noise 
 
f/1  noise arises from fluctuations in the resistance of a device, and f/1  noise 
dominates at low frequencies.  When a constant voltage is applied across a resistor then the 
current fluctuates.  Alternatively, if a constant current flows then the voltage across the resistor 
fluctuates.  The excess noise has power spectral density proportional to αf/1 , where α  is 
usually in the range between 0.8 and 1.4 [11].  When α  equals to 1, one has classic f/1  noise.  
f/1  noise exists in all electronic materials and devices.  Unlike thermal or shot noise that is well 
understood, scientists still don’t know where f/1  noise comes from for most materials or any 
systematic way to reduce f/1  noise.  There is no general theory to describe f/1  noise.   
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2.3.1 Scale Invariance 
 
Classic f/1  noise can be characterized by a power spectral density function, 
 
                                                                     ωω /)( cSx =  (2.12) 
 
where c  is a constant value that is independent of frequency ω  [11].  The integrated power in 
the spectrum between the angular frequencies 1ω  and 2ω  is given by 
 
 ∫ ==
2
1
)/ln()2/()(
2
1),( 1221
ω
ω
ωωpiωω
pi
ωω cdSP xx  (2.13) 
 
Equation 2.13 shows that the integrated power is a constant value when there is a fixed 
frequency ratio 12 /ωω .  For example, the total noise power between Hz 1  and Hz 100  is the 
same as that between Hz 10  and Hz 1000 .  This property of f/1  noise is known as scale 
invariance and such noise is sometimes called “pink noise” [11].  However, the integrated power 
xP  goes to infinite as either 1ω  goes to zero or 2ω  goes to infinity.  This property is unphysical 
since it implies an infinite energy.  But the divergence is logarithmic which is very slow and at 
some low 1ω  and high 2ω  the spectrum likely changes so that the integrated power remains 
finite. 
 
2.3.2 Hooge’s Empirical Relation 
 
There are two major theories to analyze and explain f/1  noise in the FETs: Hooge’s 
empirical relation and McWhorter’s theory.  In general, a fluctuation in resistance occur either 
because the mobility changes or the number density of carriers changes.  Hooge’s empirical 
relation for f/1  noise through his study of mobility fluctuations in metals.  He characterized the 
noise using the formula 
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 fNR
S
total
Hr αω
=2
0
)(
 (2.14) 
 
where totalN  is the total number of charge carriers in the sample, 0R  is the mean resistance, 
)(ωrS  is the power spectral density of the resistance fluctuations, and constant 3102 −×≈Hα  
[11].  The Hooge’s empirical relation describes f/1  noise relates to the number of the charge 
carriers; therefore, f/1  noise could occur from fluctuations in the generation-recombination or 
trapping of the charge carriers. 
 
Equation 2.14 was proposed by Hooge in 1969.  The original claim for the Equation 2.14 
applies to all homogeneous materials that have been modified to include only those cases where 
lattice scattering is much larger than impurity scattering and where boundary scattering is 
negligible [11].  If impurity scattering is significant, then Hα  in the Equation 2.14 needs to be 
reduced by a factor  
 
2)(
implat
imp
µµ
µ
+
 
 
where impµ  is the mobility associated with impurity, latµ  is the mobility associated with lattice 
scattering [11].  The Hooge’s empirical relation is not a general formula and failed in several 
experiments, such as Hα  is 
3102×  times larger than Hooge’s Hα  in the Equation 2.14 when 
Dutta et al measured f/1  noise in copper whiskers silver [11]. 
 
2.4 Mathematical Analysis of Noise 
 
The most important feature of noise is randomness; the value of the measured quantity 
noise is unpredictable, and it is impossible to write a general equation for the value as function of 
time.  However, noise can be described using a statistical description. 
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Without loss of generality, let the mean value be zero.  Then the variance is equal to the 
mean square value.  Consider an observed noise process )(tn  for the time interval ]T0,[ .  Then 
the time average )(tn  is defined as 
            ∫→∞=
T
T
dttn
T
tn
0
)(1lim)(  (2.15) 
 
The rms value of the noise process is defined as  
 
        ∫==
T
rms dttnT
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22 )(1)(        (2.16) 
 
If two noise sources )(1 tn  and )(2 tn  are added ))()(( 21 tntn + , then the total average noise power 
is given by  
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where γ  is the correlation coefficient between the )(1 tn  and )(2 tn .  If 0=γ , there is no 
correlation  and equation 2.17 can be written as 
 
 )()()( 22212 tntntntotal +=  (2.18) 
 
2.4.1 Energy Theorems 
 
Noise power spectral density describes how the noise power of a signal varies with 
frequency.  The derivation of the noise power spectral density begins with the Fourier transform 
of a signal )(tx  
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 ∫
∞
∞−
−= dttjtxjX )exp()()( ωω  (2.19) 
 
where )(tx  can be real or complex, but for an actual signal )(tx will be real [11].  When )(tx  is a 
real function of time, the Fourier transform shows conjugate symmetry: 
 
 )(*)( ωω jXjX −=  (2.20) 
 
where the asterisk (*)  designates complex conjugation [11].  The inverse of the integral 
transform in Equation 2.19 is given by 
 
 ∫
∞
∞−
= ωωωpi dtjjXtx )exp()()2/1()(  (2.21) 
 
Assume the noise process is observed over the time interval ]T0,[ .  )(1 tx  and )(2 tx  are two time 
functions and their Fourier transforms are )(1 ωjX  and )(2 ωjX .  Then  
 
ωωωpi djXjXdttxtx )()()2/1()()( *21*21 ∫∫
∞
∞−
∞
∞−
=  (2.22) 
Let 
 )()(1 τ+= txtx T  (2.23) 
 )()(2 txtx T=  
 
where Tx  is the gated process and τ  is a delay time.  Equation 2.22 is replaced by Equation 2.19, 
2.20, 2.21, and 2.23, then  
 
 ωωτωpiτ djjXdttxtx TTT )exp(|)(|)2/1()()( 2∫ ∫
∞
∞−
∞
∞−
=+  (2.24) 
 
where )(txT  is a real process, so )()(* txtx =  [11].  When 0=τ , Equation 2.24 reduces to  
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which is called Plancherel’s theorem or the energy theorem [11].  Each side of Equation 2.25 
equals to the total energy, therefore, power is proportional to 2)]([ txT , and the time integral is 
proportional to the total energy in the process which is always finite for ∞<T .  Thus 2)( ωjXT  
can be interpreted as the energy density of the process in the frequency domain and has the units 
of Hertzenergy / .  The average power in the gated noise process is the total energy divided by T .  
The power remains finite as T  goes to infinity for any physical process, so the average power for 
a non-gated process is given by  
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Therefore, the power spectral density of the stationary process )(txT is defined as  
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Equation 2.27 shows that the power spectral density is related to the square of the Fourier 
transform of the signal.  However in an experiment, instead of measuring the signal for an 
infinite time, the signal is measured for a finite amount of time.  But if T  is long enough so that 
sufficient averaging is done then the resulting power spectrum should closely approximate the 
theoretical spectrum of Equation 2.27. 
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3. a-Si:H TFTs DEVICE CHARACTERISTICS 
 
This chapter introduces the basic physical properties of amorphous silicon and thin film 
transistors (TFTs) made from a-Si:H.  The first section describes the general structural and 
electronic features of amorphous solids.  Next, the important subject of the density of states 
(DOS) for a-Si:H is discussed.  Trapping into localized states influences the operation of the 
TFTs and is explored in detail.  The last part of the chapter describes several TFT structures and 
explains the operational principles for the thin film transistor.  
 
3.1 The Basic Properties of Amorphous Silicon 
 
In chapter one, the basic differences between amorphous and crystalline materials were 
briefly described; amorphous materials are disordered, have broken bonds and do not have long 
range crystal symmetry but amorphous materials have the same amount of bonding as in 
crystalline materials, as shown in Figure 6.  The following sections describe the properties of 
amorphous silicon.  
 
3.1.1 Atomic Structure 
 
Amorphous silicon is not completely disordered.  The covalent bonds between the silicon 
atoms in amorphous silicon are similar to crystalline silicon.  Most atoms have the same number 
of neighbors, the same average bond lengths and bond angles in amorphous and crystalline 
silicon. 
 
The structural disorder is characterized by deviations in the bond lengths and bond angles.  
Three principal features of the structure of an amorphous material are the short range order, the 
long range disorder and the coordination defects.  The short range order only concerns the 
nearest neighbor of a given atom and the bonds are most strongly influenced by the neighboring 
atom, which is almost the same in amorphous and crystalline silicon.  Unlike crystalline silicon, 
amorphous silicon has no long range order.  The farther from a given atom, the less able one can 
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predict the positions of other atoms.  The coordination defects occur where an atom has too 
many or too few bonds. 
 
Potential fluctuations due to structural disorder cause changes to the electronic states.  
The effect of this type of disorder on the electronic states is to localize those states near the band 
edges and causes strong scattering of the charge carriers.  Structural defects like broken bonds 
also create localized electronic states.  The correspondence between features of the atomic 
structure and the resulting electronic properties is shown in Table 3.1 [12].  The bonding disorder 
determines most of the electronic properties of an amorphous material by influencing the density 
of states function.  
 
Structure Electronic Properties 
Bonding disorder Band tails, Localization, Scattering 
Structural defects Deep strongly localized electronic states 
in the band gap 
 
       Table 3.1 The correspondence between features of the atomic structure and the resulting 
electronic properties [12]. 
 
3.1.2 Density of States 
 
In a given energy band, there are many energy levels but they are not distributed 
uniformly in energy.  The density of states (DOS) is defined as the number density of electronic 
states per unit energy interval.  The density of states is very important since it determines the 
electrical transport, recombination, trapping and doping etc.  Structural disorder alters the 
electronic density of states from that of a crystal.  The most significant difference between the 
crystalline and amorphous states comes at the band edges.  For ideal crystalline silicon, there are 
no states in energy gap between the conduction and valence bands.  But for amorphous silicon, 
the band edges of a crystal are replaced by a broadened tail of states extending into the energy 
gap, which originates from the deviations of the bond length and bond angle arising from the 
structural disorder.  Therefore, for amorphous silicon, electronic states that are localized are 
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found in the former energy gap.  Figure 11(a) shows the density of states in a crystalline material.  
Figure 11(b) shows that extended states continue to exist in the bands but connect smoothly into 
the localized states in the amorphous material. 
 
Figure 11 (a) The density of states in a crystalline material [13]. 
                                           (b) The density of states in an amorphous material [13]. 
 
Figure 11(b) clearly shows that energy can be divided into different energy ranges that contain 
extended states and localized states.  The localized states are separated from the extended states 
by the mobility edge.  The extended states are in the energy ranges below the mobility edge of 
the valance band ( vE ) and above the mobility edge of the conduction band ( cE ).  The extended 
states allow the electrons or holes to move and have a finite mobility value.  The localized states 
are the energy ranges between the mobility edge of the valence band and the mobility edge of the 
conduction band.  The mobility value for the localized states is essentially zero.  The localized 
states consist of two types: band-tail states and deep-gap (deep-defect) states.  The band-tail 
states are near the mobility edges and extend into the mobility gap from both conduction and 
valence band edges.  The band-tail states control electronic transport at the mobility edge due to 
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the electrons or holes being trapped into the band-tails for a certain time resulting in a decrease 
in their effective mobility.  The width of the band-tail depends on the degree of bond angle and 
length disorder [12].  The deep defect states are caused by dangling bonds in the amorphous 
material.  Dangling bonds occur when an atom is missing a neighbor.  The neutral dangling bond 
has a single unpaired electron.  If the electron is lost to the atom, the result is a positively 
charged defect that can trap electrons.  Alternatively, an additional electron can be added 
resulting in a negatively charged stated that can trap holes.  Deep defects control electronic 
properties through electrons or holes trapping and de-trapping from the defects and 
recombination through the defects. 
 
3.1.3 Trapping 
 
Trapping occurs when mobile electrons or holes are captured by localized states in the 
mobility gap.  Trapping can be classified into two types; one type of trapping leads to 
recombination and the other type of trapping is temporary.  For example, an electron is captured 
by a localized state.  Later a hole is captured into the same state and effectively the electron has 
gone from the conduction band to the valence band and has recombined with the hole.  Therefore, 
the electron is removed from the conduction band due to the recombination with the hole.  Figure 
12(a) illustrates an electron recombination [1]; similar arguments can apply to a hole 
recombination.  However, an electron captured by a localized state can after a period of time gain 
energy from lattice vibrations and be excited back into the conduction band.  The electron is then 
available for conduction again.  A deeper trap requires longer times on average before the 
electron is released.  The trap release time is given by )/exp(1 kTEvt or ∆= − , where ov  is the trap 
release frequency and E∆  is the trap depth.  The deep states are more likely to act as 
recombination centers and band-tail states act as temporarily traps.  Figure 12(b) illustrates an 
electron trapping and de-trapping, similar arguments can be applied to hole traps [1]. 
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3.1.4 Noise Generation via Trapping 
 
Noise can arise due to carriers trapping and de-trapping in localized states or 
recombination of carriers.  The localized states can either be the band-tail or defect states in the 
amorphous silicon or interface states or states in an adjacent material.  The band-tail states act as 
temporarily traps, which trap and release mobile electrons.  There is no current while trapped 
electrons do not move.  The current fluctuates down as electrons trap and fluctuates up as 
electrons release which is called trap-release noise.  Recombination of carriers also generates 
fluctuation noise in the current but this is much smaller than trap-release noise.  f/1  noise in a 
crystalline or amorphous silicon field effect transistor arises from the thermal excitation of 
electrons from interface states to the conduction band.  
 
 
 
 
 
 
 
 
rE  
cE  
vE  
VB 
Figure 12 (b) Trapping and de-trapping of electrons [1]. An electron in the  
                      conduction band (CB) is trapped by a localized states at energy tE .  
                      Later, the electron is thermally excited back to the conduction band. 
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Figure 12 (a) Recombination [1].  An electron in the conduction band (CB) is  
                      trapped by a localized state at energy rE .  Later, a hole in the valence 
                      band (VB) is trapped by the same state, resulting in recombination. 
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3.2 Hydrogenated Amorphous Silicon Thin Film Transistor (TFT) Structure 
 
A thin film transistor (TFT) (Figure 13) is either a depletion-mode transistor or an 
accumulation-mode transistor.  However, a depletion-mode transistor is difficult to achieve using 
a-Si:H due to a high defect density of doped material, which makes it difficult to deplete the 
channel.  A p-channel accumulation-mode TFT is also not used since the mobility of holes is 
much lower than electrons, which gives the p-channel accumulation-mode transistor a lower 
current by about a factor of 100 in amorphous silicon [12].  An n-channel accumulation-mode 
transistor is a widely used structure and consists of the a-Si:H channel, the gate dielectric, the 
source, the drain, and the gate contacts.   
 
 
 
 
                                      
 
Figure 13 An inverted-staggered (bottom-gate) a-Si:H TFT structure [12]. 
 
A number of TFT structures are used in different applications depending on greater 
density and lower cost advantages.  The physical structure of some popular TFT structures are 
discussed.  Figure 14 describes a number of the most popular TFT structures according to the 
position of the active layer, the gate, the gate insulator, the semiconductor and the contacts.  A 
staggered TFT has the gate and the contact electrodes on opposite sides of the semiconductor, 
whereas a coplanar TFT has the gate and the contact electrodes on the same side of the 
semiconductor.  Both structures come in two versions; one with the gate above the 
semiconductor and an inverted configuration with the gate below.  Figure 14(a) and 14(b) show 
the staggered TFT structures that have the semiconductor layer between the insulator and the 
electrodes where as the coplanar TFT structures have the electrodes in or between gate insulator 
and semiconductor, as shown in Figure 14(c) and 14(d). 
Gate 
Passivation  
Gate insulator 
Channel 
Drain Source 
Undoped a-Si:H 
SiNx 
N type 
Metal 
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Figure 14 A few of the most popular a-Si:H TFT structures [14]. 
 
The inverted-staggered (bottom-gate) a-Si:H TFT structure is the most widely used in the 
manufacture of TFT arrays.  Inverted-staggered a-Si:H comes in two versions: the back-channel-
etched (BCE) structure and the etch-stopper (ES) structure, as shown in Figure 15(a) and 15(b).   
 
 
          
(a) (b) 
 
Figure 15 (a) Cross sectional view of a back-channel-etched (BCE) a-Si:H TFT [14]. 
              (b) Cross sectional view of an etch-stopper (ES) a-Si:H TFT [14]. 
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Fabrication of an inverted-staggered a-Si:H TFT (Figure 14(b)) starts with the formation 
of the gate on the substrate and then the gate insulator.  a-Si:H and source or drain layers are 
deposited sequentially.  Compared to the ES TFT (Figure 15(b)), the BCE TFT (Figure 15(a)) 
requires fewer fabrication steps; however, the BCE TFT needs a rather thick intrinsic layer to 
have enough process margin for +n  etching.  The +n layer between the source and drain 
electrodes need to be over etched to completely remove the +n  a-Si:H layer over the channel 
[14].  In an ES a-Si:H TFT, another SiNx layer coves on the top of the back-channel, so the +n  
etch process is easy and the intrinsic layer can be very thin [14].  However, the processing is 
more complicated than the BCE a-Si:H TFT, since the ES a-Si:H TFT requires more process 
steps to fabricate.  The ES a-Si:H TFT has a little higher extrinsic mobility and much lower 
photo-leakage current than the BCE a-Si:H TFT due to a very thin intrinsic layer.  The extrinsic 
field effect mobility is reduced by increasing the intrinsic layer thickness because of the series 
contact resistance between +n  and channel [14].  Thus, the series contact resistance can be lower 
in the ES a-Si:H TFT because of the thin intrinsic layer.  Similarly, the photo-leakage current of 
a-Si:H TFT is increased by the thickness of the intrinsic layer, which admits less optical 
absorption of light from the backlight [14].  Therefore, many LCD companies are more likely to 
use the BCE a-Si:H TFT due to this reason. 
 
3.2.1 Operation of TFT  
 
The inverted-staggered a-Si:H TFT operates in the accumulation mode.  Accumulation 
occurs when a voltage applied to the gate increases the majority carriers beyond the equilibrium 
value in the semiconductor.  Energy band diagrams are used to explain how the energy changes 
when there are different applied gate voltages.  Figure 16 shows the band bending profiles and 
the occupancy of the electronic states for different gate voltages. 
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Figure 16 The basic operation of the a-Si:H TFTs [15]. 
 
If no gate voltage ( gV ) is applied, the energy bands do not bend, the energy bands stay at 
the flat band conditions and the Fermi level ( fE ) is close to mid-gap.  No electrons accumulate 
near the interface and no electrons are injected.  If a positive gate voltage is applied, the energy 
bands bend down and the Fermi level moves up.  Electrons accumulate near the interface to form 
a conduction channel.  Then if a positive drain voltage is applied, the drain-source current flows 
from the drain to the source and increases linearly with drain voltage ( gds VV << ) in the linear 
region and is almost constant with increasing drain voltage in the saturated region.  Many of the 
electrons that are injected into the channel region are trapped into deep localized states.  The 
trapping process continues until all deep states lower than the new Fermi level are full and 
equilibrium is established.  When a large positive gate voltage is applied, the energy bands bend 
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downward more than before, the Fermi level moves up but still below the tail states.  The 
injected carrier density exceeds that in the deep states. 
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4 SIMULATION: METHODS AND APPLICATIONS 
 
4.1 Fundamental Equations  
 
In order to calculate the noise of the a-Si:H based on a simulation of operation of the TFTs, an a-
Si:H TFT is simulated by numerically by solving the fundamental transport equations for various 
gate and drain-source voltages.  Three main fundamental transport equations must be considered: 
Poisson’s equation, the current equation and the continuity equation.  These equations are solved 
numerically with the appropriate boundary conditions in order to obtain the charge density 
profile in the TFT.  The following section describes the fundamental equations in detail. 
 
4.1.1 Poisson’s Equation 
 
Poisson’s equation relates the electric potential V  to the charge density ρ .  It can be 
deduced from one of the Maxwell’s equations (Gauss’ law for electricity), 
 
 ρD =⋅∇
vv
 (4.1) 
 
which contains the electrical behavior of the material, 
 
 EεD
vv
= Eεε r
v
0=  (4.2) 
 
where D
v
 is the displacement field, E
v
 is the electric field, ε  is the permittivity of a medium, rε  
is the dielectric constant or relative permittivity and 0ε  is the permittivity of free space 
1112 mCV 10(8.8542 −−−×  or )Fm 1− .  The electric field is derived from the electric potential.   
 
 VE
vvv
∇−=  (4.3) 
 
Poisson’s equation (Equation 4.4) is deduced from Equation 4.1, 4.2 and 4.3. 
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 )()( εε ∇⋅+⋅∇⋅=⋅∇==⋅∇ vvvvvvvv EEεEρD  
       )()( εEVε ∇⋅+∇⋅∇−= vvvv     
      
ε
εE
ε
ρVV )()(2 ∇⋅+−=∇⋅∇=∇
vv
vv
                    (4.4) 
 
where the charge density ρ  in a semiconductor is determined by the concentration of electrons 
and holes (with concentrations n  and p , respectively), and ionized acceptors and ionized donors 
(with concentrations −AN  and +DN , respectively). 
 
 qNNnpρ DA )( +− +−−=  (4.5) 
 
Thus, Poisson’s equation 4.4 changes to  
 
 
ε
εE
ε
qNNnpV DA )()(2 ∇⋅++−−−=∇
+−
vv
 (4.6) 
 
The second term of Poisson’s equation ))((
ε
ε∇⋅
vv
E
 is zero if the permittivity )(ε  is a constant 
value.  
 
4.1.2 Current Equation 
 
The current equation describes how the charge carriers move through the conductor.  The 
motion of the charge carriers involves drift and diffusion.  Thus, the current equations are also 
known as the drift-diffusion equations.  The drift current density is caused by the electric field, 
E
v
, acting on mobile carriers.  The diffusion current density is caused by the charge carriers 
moving randomly from a higher concentration to a lower concentration.  The electron current 
density due to drift is  
 
 
EµqnJ efdrifte
vv
=
−
 (4.7) 
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where fn  is the concentration of the mobile electrons, eµ  is the mobility of electrons, q  is the 
magnitude of the electron charge ( C101.602 19−× ).  The electron current density due to the 
electron diffusion is 
 
 fediffusione nqDJ ∇=−
vv
 (4.8) 
 
where eD  is the electron diffusion coefficient, which is related to the mobility by Einstein’s 
relation. 
 
 
q
kTD ee µ=  (4.9) 
 
Thus, the total electron current density is obtained by adding the drift and the diffusion current 
density. 
 diffusionedriftee JJJ −− +=
vvv
 
                                                                 feef nqDEµqn ∇+=
vv
 (4.10) 
 
Similarly, the total current density due to the hole drift and the hole diffusion is  
 
 fhhfh pqDEµqpJ ∇−=
vvv
 (4.11) 
 
where fp  is the concentration of the mobile holes, the hole diffusion coefficient is q
kT
µD hh =  
and µh  is the mobility of holes. 
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4.1.3 Continuity Equation 
 
The continuity equation describes the change in carrier density over time due to the 
difference between the flux of leaving and entering carriers (Figure 17).   
 
 
t
J
∂
∂
−=⋅∇ ρ
vv
 (4.12) 
 
 
 
Figure 17 Leaving and entering flux of charge carriers in a region. 
 
The current equals the sum of the electron current and the hole current then the continuity 
equations for electrons and holes are 
 
 he JJJ
vvv
+=  (4.13) 
 
Since ionized donors and acceptors are fixed, the change in charge density in a region is due to 
the change in n  and p  
 
 
t
pq
t
nq
t ∂
∂
+
∂
∂
−=
∂
∂ρ
 (4.14) 
 
So the continuity equation becomes 
 
 
t
qpqnJJJ he ∂
+−∂
−=+⋅∇=⋅∇ )()( vvvvv  (4.15) 
 
ii ∆+  
ic  iic ∆+  
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However, charge carrier density can also change due to generation and recombination.  If the 
electron (hole) generation rate is eG  )( hG  and recombination rate is eR  )( hR  then we expect 
he GG =  and he RR = , Equation 4.15 becomes  
 
 )()()()()()( qRqGqRqG
t
qp
t
qnJJ hheehe −+−−−+∂
∂
−
∂
∂
=⋅∇+⋅∇
vvvv
 (4.16) 
 
The continuity equation can now be separated into one for electrons and one for holes 
 
 )()()( qRqG
t
qnJ eee −−−+∂
∂
=⋅∇
vv
 
          )( eee RGt
nqJ +−
∂
∂
=⋅∇
vv
     
       )( hhh RGt
pqJ +−
∂
∂
−=⋅∇
vv
   
 
Solving for the change in carrier concentration gives  
 
 ee
e GR
q
J
dt
n
+−
⋅∇
=
∂
vv
 (4.17) 
 hh
h GR
q
J
dt
p
+−
⋅∇
−=
∂
v
 (4.18) 
 
4.2 Discrete or Finite Difference Equations  
 
I need to solve the differential equations in two dimensions for the geometry of the TFT 
in the plane that includes the channel.  Since an analytical solution is very difficult in two 
dimensions, the solution will be obtained numerically.  To solve the differential equations 
numerically, they must be converted to finite difference equations.  The finite difference method 
or the discrete method is used to solve Poisson’s equation, the current density equation and the 
continuity equation.  I am interested in solving the FET in two dimensions so the finite 
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difference equations will be developed for two dimensional Cartesian coordinates x  and y .  The 
FET is most naturally simulated using a rectangular grid of points with spacing x∆  and y∆  in 
the x  and y  directions respectively.  Let the grid point ),,(),( ymxnyx mn ∆∆=  where 
Nn ,...,2,1= , Mm ,...,2,1= , as shown in Figure 18.  
 
 
  
 
The simulations store quantities such as potential and electron density for each grid point.  
The continuous equations need to be rewritten for the discrete grid.  A method to determine the 
appropriate finite difference equation for a continuous equation uses the Taylor series expansion 
for the quantities.  Let f  be a continuous quantity (such as potential) then  
 
 )()(
!
)(
...)(
!2
)(''))((')()( 00
)(
2
0
0
000 xRxx
n
xf
xx
xf
xxxfxfxf nn
n
+−++−+−+=  (4.19) 
 
n  1+n  
 
m  
1+m  
1−m  
y∆  
x∆  
   Figure 18 Grid points evenly spaced along the x and the y directions. 
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where )(xRn  is a remainder term.  Suppose the continuous equation involves a derivative of f , 
such as 
x
f
∂
∂
.  We need a finite difference formula to calculate 
x
f
∂
∂
 at a point nx .  The Taylor 
series expansion for )( 1+nxf  is to first order  
 
 ))((')()( 11 nnnnn xxxfxfxf −+≈ ++  (4.20) 
 
Solving for )(' nxf  gives the required finite difference equation  
 
 
nn
nnn
n
xx
xfxf
x
xf
xf
−
−
=
∂
∂
=
+
+
1
1 )()()()('  
 
 
x
xfxf
x
xf nnn
∆
−
=
∂
∂ + )()()( 1 (4.21) 
 
A different equation can be derived using the Taylor series expansion for )( 1−nxf , 
 
 ))((')()( 11 −− −−= nnnnn xxxfxfxf  (4.22) 
 
Subtracting Equation 4.20 and Equation 4.22 yield,  
 
 xxfxfxf nnn ∆=− −+ )('2)()( 11  
So 
 
x
xfxf
xf nn
∆
−
=
−+
2
)()()(' 11  (4.23) 
 
The choice of the finite difference equation depends on the particular simulation. 
 
 39 
The electric field is solved from the electric potential V  (Equation 4.3).  The electric 
field E
v
 points to right in x+  direction or points to upward in y+  direction are positive values, 
as shown in Figure 19. 
 
 
 
    
 
 
 
 
 
 
 
 
Figure 19 The electric field E
v
 in x and y direction. 
 
The electric field equation can be derived using Equation 4.21, 
 
 VE ∇−=
vv
 
                                                )ˆˆ( y
y
V
x
x
V
∂
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∂
−=  
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y
VV
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x
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∆
−
+
∆
−
−=
++
 (4.24) 
 
Similarly, the electron current density equation (Equation 4.10) and the hole current density 
equation (Equation 4.11) can be calculated by using Equation 4.21.  
 
feefe nqDEqnJ ∇+=
vvv
µ
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VV
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++++µ  (4.25) 
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fhhfh pqDEqpJ ∇−=
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Using Equation 4.21 to calculate the continuity equations (Equation 4.17 and Equation 4.18) and 
the continuity equations become  
 
 ee
e RG
q
J
dt
n
−+
⋅∇
=
∂
v
 
                              ee
mnmnmnmn RGy
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x
x
JJ
q
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 hh
h RG
q
J
dt
p
−+
⋅∇
−=
∂
v
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mnmnmnmn RGy
y
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JJ
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∆
−
+
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−
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++ )ˆˆ(1 ,1,,,1  (4.28) 
 
4.3 Two Dimensional Poisson’s Solver 
 
There are several methods which can be used to solve the Poisson’s equation.  At 
beginning, I was studying the simulation by the finite element method (FEM).  However, FEM 
requires more analysis time to solve the Poisson’s equation and for the simulation the 
computation time is an important factor.  To reduce analysis time and improve the algorithm of 
the analysis code, a simple method for solving the Poisson’s equation is the Gauss-Seidel method 
(GS) or Jacobi’s method.  The successive over-relaxation method (SOR) is based on the GS 
method, and the SOR method is used to solve the D2  Poisson’s equation in order to speed up the 
simulation time.  The SOR method is similar to the GS method, but the SOR method takes less 
analysis time, so the SOR method is used effectively.  A detailed description of the Jacobi’s 
method, the GS method and the SOR method are given in the following sections.  
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4.3.1 The Jacobi’s Method 
 
The Jacobi’s method is the simplest iterative method to solve an equation bAx = .  The 
Jacobi’s method is given current values ),...,,,( )()(3)(2)(1)( knkkkk xxxxx =  to find new values 
),...,,,( )1()1(3)1(2)1(1)1( +++++ = knkkkk xxxxx [16], where k  corresponds to the particular iteration.  For 
example, 
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These equations can be written as a matrix. 
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Then, the matrix 4.29 changes to  
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Equation 4.30 can be solved based on the following condition [17]: 
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where δ  is called relative approximate error.  The iterations are stopped when the absolute 
relative approximate error is less than a pre-specified tolerance for all unknowns.  
The Jacobi’s method also can be written as  
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Equation 4.31 assumes mesh spaces along x  and y  directions are equal ( hyx =∆=∆ ).  Initial 
value can be any value.  For example, we start with an initial value 00,, =nmu .  To calculate the 
value for 1,, +knmu  in terms of the previous iteration knmu ,, , the following equation is used 
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where knmu ,,  is an approximation for nmu ,  after the k th iteration.  Equation 4.32 shows that 
1,, +knmu  is a linear combination of its four neighbor values ),,,( ,1,,1,,,1,,1 knmknmknmknm uuuu +−+− , h  and 
knmb ,, .  The iterations are stopped when the absolute relative approximate error is less than a pre-
specified tolerance for all unknowns. 
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4.3.2 The Gauss-Seidel Method  
 
The GS method is an improvement of the Jacobi’s method.  The GS method is given 
current values ),...,,,( )()(3)(2)(1)( knkkkk xxxxx =  to find new values )1( +kx  by solving equations 
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These equations also can be written as a matrix. 
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The GS method works similar as the Jacobi’s method except the GS method needs to 
track of the new variables )1( +kx  and uses the new variables to calculate next equation.  For 
example, if a value nmu ,  has been updated then nmu ,  is used immediately to calculate the new 
value of 1,, +knmu .  The GS iteration converges more rapidly than the Jacobi iteration because the 
GS iteration uses the latest updates to calculate new values.  The following equation is used to 
calculate 
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where h  is space between two points.  
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4.3.3 The Successive Over-Relaxation Method and Poisson’s Equation 
 
The successive over-relaxation method (SOR) is to improve the loop for the GS method 
by taking appropriate weight average of the 1,, +knmu  and knmu ,, .  In this section, I will use 
Poisson’s equation as an example to explain how the SOR method works.  Poisson’s equation 
(Equation 4.4) shows that 
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Poisson’s equation can be reduced by the second order central difference operation that is 
defined at a grid point ),( nm  and it can be written as 
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Then Poisson’s equation is solved based on Equation 4.35 and Equation 4.36. 
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Now assuming permittivity )(ε  is a constant value.  Equation 4.37 changes to  
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There are two different conditions for mesh spaces along x  and y  directions: hyx =∆=∆  or 
yx ∆≠∆ .  Equation 4.38 changes to 
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If hyx =∆=∆ , then Equation 4.38 becomes 
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If yx ∆≠∆ , then Equation 4.38 becomes  
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We define residual R  and let R  equals to  
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Thus, Equation 4.40 changes to 
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where ω  is called the over-relaxation parameter and defined as [18] 
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where ∞= ,...,2,
2
3
,1,
2
1
n  and ρ  is given by [18] 
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The SOR method (Equation 4.42) is convergent if 20 << ω .  The SOR method is under-
relaxation if 10 << ω .  If 1=ω , then the SOR method changes to the GS method. If 21 << ω , 
the SOR method is over-relaxation and gives faster convergence than the GS method under this 
condition [18]. 
 
Figure 20 shows grid points in red-black order and describes how the SOR method works.  
The SOR method starts at one corner and proceeds along the rows.  However, instead of 
proceeding point one by one, the SOR method follows odd-even order or red-black order. 
 
 
 
 
Figure 20 Grid points in red-black order. 
 
For example, the SOR method starts at left top corner (point 1 from Figure 20) then 
calculates the third point (point 2) on the same row.  During each iteration the black point is 
calculated by using the black point’s neighbor points (red points).  Similarly, the red points are 
evaluated using only the black points and vice versa.  The iterations are stopped when the 
absolute relative approximate error is less than a pre-specified tolerance for all unknowns. 
 
1               2 
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4.3.4 Verification of the Successive Over-Relaxation Method  
 
It is helpful to have analytic solution for some specific cases and compare them with the 
numerical solution.  So Poisson’s equation is calculated to test the SOR method.  I expand V  
and ρ  in sine series consistent with the boundary conditions and they are defined as  
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V  satisfies the boundary conditions 0),( =yxV  for 0=x , xLx = , 0=y  and yLy = , as shown 
in Figure 21. 
 
 
I insert Equation 4.44 and Equation 4.45 into Poisson’s equation (Equation 4.4). Then Equation 
4.38 changes to  
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Simplify the Equation 4.46, it becomes  
y  
xL  
yL  
0 
0 
Figure 21 Boundary condition of y . 
x
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where )(ybm  is determined by inverting the sine series (Equation 4.45). 
 
 xdx
L
n
L
mybxdx
L
n
xm x
m
L
x
x pipipiρ sinsin)(sin
10
∑∫
∞
=
=  
                             ∑ ∫
∞
=
=
1 0
sinsin)(
m x
L
x
m xdxL
n
x
L
myb
x pipi
 (4.48) 
 
Using the Fourier sine series definition [19], Equation 4.48 becomes 
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Therefore )( ybm  is deduced from Equation 4.49, and it gives  
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We define 0),( ρρ =yx  if 22
xxxx lLxlL +<<−  and 
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yyyy lLy
lL +
<<
−
; otherwise, 
0),( =yxρ , as shown in Figure 22. 
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Let us put 0),( ρρ =yx  at the condition 22
xxxx lLxlL +<<−  into Equation 4.50, Equation 4.50 
becomes  
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            0=mb ,      m  is an even number.    (4.52) 
 
Inserting Equations 4.51 and 4.52 into Equation 4.47, and solving ma .  Then V  can be solved 
from Equation 4.44 if ma  is given. 
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Figure 22 Distribution of charge density. 
 
 50 
 
 
 
 
 
The value V  is calculated at the point (0.5, 0.5), as shown in Figure 23.  Let 1== yx LL  and 
10 =ρ  if 75.025.0 << xl  and 75.025.0 << yl ; otherwise, 00 =ρ .  Then nmA ,  is calculated 
when =m  0, 1, 2, 3, …1000 and =n  0, 1, 2, 3, …1000.  
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After nmA ,  is calculated for different m  and n , V  is calculated by using Equation 4.53 and I got 
the value for point (0.5,0.5), V0453.0)5.0,5.0( ≈V .  This is an analytic solution for the value V  
at point (0.5, 0.5).  Figure 24 shows the simulation result to calculate the Poisson’s equation by 
using the SOR method.  The value for V0465.0)5.0,5.0( ≈V  if the grid points are 81 by 81.  The 
1=xL  
1=yL  
5.0=xl  
5.0=yl  
Figure 23 Geometry for testing Poisson’s equation.  Uniform charge density is  
                 confined to the centre square and the boundary is grounded. 
)5.0,5.0(V  
x
 
y
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value changes to V0455.0  if the grid points are 401 by 401 because more grid points are being 
taken the value V is more accurate. 
 
 
(a) 81 by 81 grid. 
 
 
 
(b) 401 by 401 grid. 
 
Figure 24 Numerical solution of Poisson’s equation. 
 
 
Voltage, V 
Grid points 
Voltage, V 
Grid points 
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Figure 25 and Figure 26 shows the difference between simulation results and analytic solutions.  
 
 
 
Figure 25 Difference between the numeric and analytic solutions (81 by 81 grid). 
 
 
 
 
Figure 26 Difference between the numeric and analytic solutions (401 by 401 grid). 
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Grid points 
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4.4 Two Dielectric Constants 
 
The case of a boundary between two different dielectrics is solved in this section.  The 
standard formulas (the finite different equations (Equation 4.21 and 4.23)) can not be used at the 
boundary between two dielectric constants since the normal component of E
v
 is discontinuous 
across the boundary.  To derive an appropriate finite difference equation, V  is expanded in a 
Taylor series about 1V  and 2V  to the second order and the two parabolas are matched at the 
boundary bV  where the slope changes by the correct ratio.  The relevant cells are shown in 
Figure 27.  
 
 
 
 
Figure 27 Boundary between two dielectric constants. 
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Using Equation 4.54, 0V  and bV  in the Figure 27 are expanded about 1V . 
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Expanding about 2V , then  
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Let us consider the y  component of the electric field.  It is given by 
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At the boundary in region 1 (Figure 27), Equation 4.57 becomes  
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At the boundary in region 2 (Figure 27), Equation 4.57 becomes  
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Now, I put Equation 4.58 and Equation 4.59 into the boundary condition. +− = yy EE 21 εε .  It 
gives 
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Using Equation 4.55, 4.56 and Equation 4.60, "1V and "2V  are solved. 
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4.4.1 Testing of the Boundary between Dielectrics 
 
For example, two dielectric constant are given, 21 =ε  when 25.0≤y , 12 =ε  when 
125.0 ≤< y  and 10 =ρ .  The SOR method is used to solve the potential at each point and get 
values for 0V , 1V , 2V  and 3V  ,V0385.0V( 0 =  V0377.0V1 = , 8V036.0V2 = , ,V0356.0V3 =  
)1=∆y .  Equation 4.61 and Equation 4.62 are used to solve ''1V  and ''2V .  Then Equation 4.55, 
4.56, ''1V  and ''2V  are used to solve bV .  I get V0374.0Vb = .  Therefore, 
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Figure 28 shows the simulation result for the electric field along the y  direction.  From the 
simulation result, I got 0759.01 =yE  and 0390.02 =yE .   
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Figure 28 The electric field along y  direction. 
Electric field, Vm-1 
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4.6 Boundary Conditions 
 
The three main equations−Poisson’s equation, the current equation and the continuity 
equation−have been discussed in previous section.  These equations are solved numerically with 
the appropriate boundary conditions in order to obtain the charge density profile in the TFT.  The 
first and the last box in a row are the boundaries ( 1A  and NA , respectively), as shown in Figure 
29. 
 
 
 
 
The first and the last box can be either a metal or an insulator material.  Different 
materials affect the current flow.  Therefore, the current equation and the continuity equation are 
also affected.  If no current flows through the material, an insulator material can be used at the 
boundary, and it doesn’t matter if the boundary boxes connect to the wire since no electrons or 
holes cross the boundary boxes ( NAA ,1 ).  Electron or hole current density equals to zero at the 
boundary. 
 
If metal is used for the boundary boxes, the metal material allows the electrons or holes 
to cross when there is a current flow.  The boundary boxes can provide unlimited numbers of 
electrons since the metal acts as an electron reservoir.  The current equations have been 
mentioned in the previous section, which includes two parts: the drift current equation and the 
diffusion current equation.  I assume the current only depends on the drift current equation and 
the diffusion current equals zero at the boundary boxes.  Then the current Equation 4.10 and 
Equation 4.11 are reduced to  
 
 EqnJ ee
vv
µ=  (4.63) 
 EqpJ hh
vv
µ=  (4.64) 
… 
1A  NA  
Figure 29 Boundaries of the grid. 
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The continuity equations are not used to calculate the change of electrons or holes in the 
boundary boxes because the boundary boxes provide unlimited numbers of electrons or holes.  
So I assume the boundary boxes are not affected by the neighboring boxes and maintain a 
constant number of electrons or holes.  If the neighboring box transfers some electrons or holes 
to the boundary boxes, the number of electrons or holes in the boundary boxes doesn’t change.  
If the neighboring boxes need to receive an amount of electrons or holes from the boundary 
boxes without changing the number in the boundary boxes.  
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4.7 Flow Chart 
 
Figure 30 shows the calculation sequence for the thin film transistor simulation and the 
relation among the three main equations: Poisson’s equation, the current equation and the 
continuity equation.  The flow chart gives a general idea how the simulation works.  
 
 
 
 
 
 
 
 
 
 
 
 
Figure 30 Flowchart. 
Solve continuity equation 
Calculate new initial value 
   Stop 
Solve Poisson’s equation 
Start 
Set initial guess values 
Solve current equation 
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4.8 Normalized Noise Power Spectral Density in the Channel of a FET 
 
The channel of a FET is divided into cells, as shown in Figure 31.  The charge density of 
each cell is obtained from the previous simulation process.  The normalized noise power spectral 
density of each cell is calculated from the charge density.  Then the total normalized noise power 
spectral density in the channel of a FET is calculated, based on the normalized noise power 
spectral density of each cell.  
 
 
 
Figure 31 Grid points in the channel of a FET. 
 
 
The first step is to obtain the noise of each cell from the charge densities.  Thus noise 
must be obtained either from experiments on a-Si:H or from a theory.  However, either way it is 
obtained the noise can be characterized by the Hooge relation.  The normalized noise power 
density is obtained by dividing the power spectral density of the resistance fluctuations ( rS ) by 
the square of the resistance ( 0R ).  The Hooge relation (Equation 2.14) gives  
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 (4.65) 
 
where N  is the number of charge carriers, which is determined by the free carrier densities 
( pn, ).  That is 
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where x∆  and y∆  are the cell dimensions and w  is the width of the FET in the third dimension.  
The value of Hα  is what must be determined through experiment or a microscopic theory. 
 
Now, let us consider each cell as an independent fluctuating resistor, the normalized 
noise power spectra of each cell ( )(cellnS ) is also obtained by dividing the square of the drain 
source current fluctuations of each cell by the square of the drain source current of each cell .  
)(cellnS  is given by  
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where GRVI δδδδ ,,,  are the fluctuations in current I , voltage V , resistance R  or conductance 
G .  The normalized noise power density of each cell is calculated using  
 
 
NfG
G
R
RS Hcelln
αδδ
=== 2
2
2
2
)(
)()(
 (4.68) 
 
In the channel of the FET, the current flows in the x  direction, as shown in Figure 31.  
Each cell is treated as an independent resistor which is connected in series in each row.  And 
each row j  (separate series of resistors) is connected in parallel to form the channel of a FET. 
 
For a set of resistors connected in series as shown in Figure 32, the total resistance is the 
summation of each resistor in the series.  Then the resistance for each horizontal slice of the FET 
is  
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 (4.69) 
 
where M  is the number of resistors. 
 
 61 
    
Figure 32 Resistors connected in series. 
 
Let ijRδ  be the magnitude of the fluctuations in the resistance R  of the cell ( ji, ) in the channel 
of a FET and assume that the fluctuations in the resistors are uncorrelated.  The fluctuations in 
the total resistance of the chain of resistors are deduced from Equation 2.28, 
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Putting Equation 4.69 and 4.70 into Equation 4.67, yields the normalized noise power of the 
whole chain 
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Now, consider the separate series of resistors connected in parallel.  Here it is easier to 
work with conductance which will be converted to resistance later.  For set of conductors 
connected in parallel, as shown in Figure 33, the total conductance in the channel of the FET is  
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 (4.72) 
 
where N  is the number of conductors. 
 
…  1−mR  mR  1+mR  
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Figure 33 Conductors connected in parallel. 
 
 
Let the fluctuations in nG  be nGδ ; then the total conductance has fluctuations given by 
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Putting Equation 4.72 and 4.73 into Equation 4.67, yields the normalized noise power density 
 
 
2
1
1
2
2
2
)(
)(
∑
∑
=
=
== N
n
n
N
n
n
tot
tot
n
G
G
G
GS
total
δδ
 (4.74) 
 
Therefore, the total normalized noise power of the FET is  
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where the conductance of each horizontal slice of the FET is  
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Now, we need to convert the 2)( rowjGδ  into 2)( rowjRδ  in order to use the Equation 4.75 to 
calculate the total noise.  Notice that 
1−nG  nG  1+nG     … 
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And thus 
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From the Equation 4.68 
 
 
ij
ijH
ij N
R
fR
2
2)( αδ =  (4.79) 
 
Inserting the Equation 4.79 into the Equation 4.70 gives 
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In order to evaluate Equation 4.80, ijR  and ijN  need to be obtained from the simulation.  
Resistance is the inverse of conductance, that is 
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where the conductance ijG  is determined by the conductivity ijσ  of a cell ( ji, ), that is 
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x
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Conductivity ijσ  is calculated by 
 
 hijeijij qpqn µµσ +=  (4.83) 
 
where ijn  and ijp  are the free electron and hole carrier densities, eµ  and hµ  are the electron and 
hole drift mobilities.  Therefore, all the unknowns from the Equation 4.75 are solved, and the 
normalized noise power spectral density in the channel of a FET can be calculated from the 
simulation results.  
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5 SIMULATION RESULTS AND DISCUSSION 
 
 This chapter discusses the simulation results and data analysis.  First, the dependencies of 
the simulated drain-source current on the drain-source voltage and gate voltage are determined in 
order to verify that the simulated FET works properly.  Then the simulation results are compared 
to the experimental data.  Finally, the magnitude of the noise power is calculated from the 
simulation.  The effects of the drain-source voltage, drain-source current and gate voltage on the 
noise spectrum are compared to the experimental data. 
 
5.1 Simulation Results and Data Analysis 
 
 
Figure 34 Three dimensional geometry of the FET. 
 
 
The three dimensional geometry of the FET is shown in Figure 34; the simulation 
suppresses the width (z direction).  With no voltage applied to the gate ( V0=gV ), the region 
from the source to the drain is an +n in
+
n  structure.  The source and the drain are isolated by a 
low conductivity region.  An n-channel does not form, and no current can flow, as shown in 
Figure 35 and Figure 36. 
x 
y 
z 
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Figure 35 Free charge densities in the FET when V0=gV  and V0=dsV  for a simulated time of 
µs8.4 . 
 
Figure 36 The drain-source current when V0=gV  and V0=dsV  for a simulated time of µs8.4 . 
 
Figure 36 shows that the magnitude of dsI  equals A107
13−×  at the boundaries between 
the insulator and two +n  regions, and dsI  equals A0  between the source and the drain.  Later, 
when different gate voltages and drain-source voltages were applied, simulation result gave the 
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magnitude of dsI  in the range of A1001.0
6−×  and A102.0 6−× .  Therefore, the magnitude of 
current ( A107 13−× ) is small enough to ignore, and no current flows.  When a positive voltage 
was applied to the gate ( V0>gV ), an n-channel accumulation layer was formed under the gate 
after a relaxation time (see below) and linked the two +n  regions of source and drain, as shown 
in Figure 38. 
 
 The relaxation time is used to determine if an equilibrium condition has been reached.  
We can estimate the relaxation time using two methods.  In the first method, I consider the n-
channel accumulation layer as a capacitor with a capacitance of 2nF/cm19  connected in series 
with a MΩ1.21  resistor.  The capacitance is calculated using the depth of the insulator, the width 
and the length of the FET.  The resistance is calculated using the charge densities from the 
simulation results, the width and the length of the FET.  Then, the relaxation time τ  requires 
charging the capacitor through the resistor equals µs7.9  or the simulation requires µs7.9  
forming the n-channel accumulation layer.  In addition, for comparison purposes, I used the 
physical size of the FET from the previous experiment ( µm100width =  and µm50length = ).  In 
the second method, the relaxation time τ  can be calculated using the experimental results.  In the 
previous experiment a 2nF/cm19  capacitor was used [25], and the resistance was Ω22.5M  
which was calculated using dsI  and dsV  from the experimental results (Figure 47).  The 
relaxation time τ  equals µs96.9 .  Therefore, both methods yield similar relaxation times.   
 
Figure 37 shows an example of the magnitude of dsI  versus the simulated time t .  When 
V15=gV  and V5=dsV , the magnitude of dsI  from the simulation results is A1002.4 8−×  after 
the program was run for 490,000 time steps, where each time step is one time through the loop in 
Figure 30, and µs10=t .  The magnitude of dsI  from the simulation results changes to 
A1083.4 8−×  after the program was run for 1,280,000 time steps and µs21=t .  The magnitude of 
dsI  is not constant in the time interval ( µs10  to µs21 ); the magnitude of dsI  changes by 25%.  
Although dsI  would likely continue to change, it is reasonable to assume that the profile of the 
channel is well established at least for the purpose of calculating the noise. 
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Figure 37 Magnitude of the drain-source current versus simulated time for grid of 26 x 90. 
 
Figure 38 and 39 show the free charge densities of the FET along the x-axis and y-axis 
when V10=gV  and V0=dsV  after a simulated time of µs8.18 .  The simulation was run for 
µs8.18  which is much longer than the relaxation time τ .  Therefore, an equilibrium condition is 
reached and an n-channel accumulation layer is formed.  The size of the n-channel 
( µm46length =  and 33.9nmdepth = ) is calculated by multiplying the number of grid-cells with 
the unit cell dimensions ( µm2length =  and nm3.11depth = ). 
 
Figure 40 shows the simulation results for the magnitude of dsI  under the gate when 
V10=gV  and V0=dsV  for a simulated time of µs8.18 .  Since the drain-source voltage is equal 
to zero ( V0=dsV ), no current flows.  The magnitude of dsI  from the results of the simulation is 
A104 10−×  which flows from +n  regions to n  region, but the magnitude is small enough to 
ignore. 
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Figure 38 Free charge densities of the FET when V10=gV  and V0=dsV  for a simulated time of 
µs8.18 . 
 
 
Figure 39 Free charge densities in y  direction for a simulated time of µs8.18  at the midpoint 
between the source and the drain. 
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Figure 40 The drain-source current under the gate when V10=gV  and 0V=dsV  for a simulated 
time of µs8.18 . 
 
 
As soon as the drain-source voltage increases ( V0>dsV ), the drain-source current flows and 
increases rapidly with the drain-source voltage, as shown in Figure 41 and 46.  The voltage along 
the channel varies from zero at the source end to dsV  at the drain, as shown in Figure 42.  There 
are two regions (region 1 and region 2) in Figure 42 which show the voltage increases or 
decreases rapidly because of the built-in potential between n  and +n  regions. 
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Figure 41 The drain-source current when V15=gV  and V10=dsV  for a simulated time of 
µs5.16 . 
 
 
Figure 42 The voltage along the channel for V5=dsV  for the cells adjacent to the insulator. 
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The channel of the FET is divided into cells, and the pinch off point can be determined 
using the charge densities from the simulation results, as shown in Figure 43 and 45.  Therefore, 
I can count number of the cells to calculate the length of the accumulation region of the channel.  
Increasing dsV  narrows the channel towards the drain, as shown in Figure 45.  The resistance of 
the n-channel increases with the drain-source voltage.  Therefore, the drain-source current does 
not increase linearly with the drain-source voltage. 
 
 
 
Figure 43 Simulation results charge densities when V13=dsV  and V10=gV  for a simulated 
time of µs2.18 . 
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Figure 44 Simulation results charge densities when V13=dsV  and V15=gV  for a simulated 
time of µs9.1 . 
 
Figure 45 The length of the accumulation region of the channel versus dsV  for V5=gV  
(simulated time varied from µs4.16  to µs29  depending on the run). 
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Figure 46 shows the magnitude of dsI  versus dsV  when different gate voltages (5V, 10V, 
13V, 15V, 16V, 18V) are applied; and simulation times ranged from µs20  to µs25 .  As shown 
in Figure 46, increasing dsV  leads to a sub-linear increase in dsI .  For a constant dsV , increasing 
gV  increases dsI  because dsI  increases mainly due to the larger number of electrons in the 
channel; however, the pinch off point also moves, as shown in Figure 43 and 44. 
 
 
 
Figure 46 Simulation results dsI  versus dsV  for different gate voltages (simulated times from 
µs20  to µs25 ). 
 
In addition, I used computer software called SigmaPlot to plot the “best fit” curve of the data 
points.  I will have more accurate curve if more points are used.  However, only five points were 
used to plot each curve in Figure 46.  Therefore, one value can influence the curve’s overall 
shape.  In Figure 46, a few points are not accurate because the simulation was not run long 
enough.  For example, when V15=dsV  and V18=gV , the magnitude of drain-source current is 
larger than the excepted value.  Therefore, the curve shape for V18=gV  does not look right. 
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Figure 47 Experimental results dsI  versus dsV  for different gate voltages [7]. 
 
Figure 47 shows the experimental relationship between dsI  and dsV , and the shapes of 
experimental curves are similar to the simulation ones.  However, the magnitude of dsI  from the 
experimental results is 20 times larger than the simulation results.  Figure 48 shows a comparison 
between the simulation results and the experimental results when V15=gV .  Multiplying the 
simulation results by 20 gives a curve close to the experimental curve.  The difference between 
the simulation and the experimental results is due to the following reason.  The electron drift 
mobility ( /Vsm101 24−×=eµ ) is used in the simulation.  However, the electron drift mobility 
value for the hydrogenated amorphous silicon material is /Vsm101 23−×  which is 10 times larger 
than the simulation electron drift mobility [20].  The total current density is the sum of the drift 
current density and the diffusion current density, and the drift current density depends on four 
parameters: the electric field, the electron or hole concentration, the mobility constant, and the 
charge.  Therefore, I believe the drift mobility value scales the drift current and the magnitude of 
dsI  will become 10 times lager if /Vsm101
23−×  is used in the simulation.  Whereas this might 
have a minor effect on the distribution of charge in the channel, the relative changes with applied 
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voltage should not change much and thus the drain cures should to a reasonable approximation 
simply scale with the drift mobility.  
 
 
Figure 48 Magnitude of dsI  from the experimental and the simulation results when V15=gV  
(simulated times range from µs8  to µs27 ). 
 
Figure 49 shows the magnitude of the drain-source currents versus the gate voltages 
when different drain-source voltages are applied (0V, 5V, 8V, 10V, 13V, 15V, 17V).  As shown 
in Figure 49, when V0=dsV , dsI  is not affected by gV  and no current flows.  Increasing dsV  
( V0>dsV ), the current flows and increases with gV .  Increasing dsV  leads to an nonlinear 
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increases in dsI , as shown in Figure 49.  Figure 49 also shows dsI  increases with dsV  when the 
same gV  is applied to the gate.  Figure 50 gives the relation between dsI  and dsV  when V15=gV . 
 
 
Figure 49 Simulation results for dsI  versus gV  (simulated times from µs20  to µs25 ). 
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Figure 50 Magnitude of dsI  versus dsV  when V15=gV  (simulated times from µs9  to µs25 ). 
 
Figure 51 gives the simulation results for the square root of current density versus the 
gate voltage when different gate voltages are applied.  Figure 51 shows that the magnitude of 
2/1)( dsI  increases linearly with gV  and satisfies the equation [14]  
 
2)(
2 thg
i
ds VVL
WCI −= µ      (5.1) 
 
where µ  is the field effect mobility, iC  is the gate insulator capacitance per unit area, W  is the 
channel width, L  is the channel length, and thV  is the threshold voltage.  When V15=gV , 
V15=dsV , /Vsm101 24−×=µ , 2nF/cm19=iC , µm44=L , µm100=W  and V12=thV , I get 
µA19.0=dsI .  However, the simulation result was µA11.0=dsI  which is smaller than the 
theoretical result.  The magnitude of current may become larger if the simulation runs longer, as 
shown in Figure 37.  However, it is close enough for noise calculations.  The simulation of the 
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FET agrees reasonably well with the experimental data (Figure 46 and Figure 47).  I have 
confidence that the FET is being simulated properly and I can proceed to calculate the noise.  
 
 
Figure 51 Simulation results 2/1)( dsI  versus gV  (simulated times from µs20  to µs25 ). 
 
5.2 The Effect of Drain-Source Voltage on Noise Spectrum 
 
For a given gate voltage, the normalized noise spectra are calculated at several drain-
source voltages from 5V to 17V.  The noise values are calculated by Equation 4.75.  The 
effective channel length changes by a shift of the pinch off point.  It is easy to derive the relation 
between the normalized noise power and the channel length.  Consider the channel length L  that 
has a certain amount of resistance noise RS , and the resistance of the channel is R ; therefore, 
the normalized noise power is 2R
SR
.  If the channel length increases to L2 , the resistance of the 
channel will change to R2 , and the noise power will change to RS2  because the noise power of 
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each section of length L  is RS  and the noise of each section is uncorrelated.  The normalized 
noise power is 22 2)2(
2
R
S
R
S RR
= .  Thus, increasing the length of the channel decreases the 
normalized noise power.  Equation 4.65 and 4.66 also show that the normalized noise power is 
inversely proportional to the channel length (
L
Sn
1
∝ ).  In Figure 45, the length of the 
accumulation region of the channel decreases with increasing drain-source voltage due to the 
pinch off point shifting away from the drain to the source region ( dsVL ∝
1 ).  Therefore, nS  
increases slightly with dsV , as shown in Figure 52.  Figure 53 shows that the experimental results 
for the normalized noise power versus the drain-source voltage when different gate voltages are 
applied. 
 
Figure 52 Simulation results nS  versus dsV  for different gV  (simulated times from µs20  to µs31 ). 
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Figure 53 Experimental results nS  versus dsV  for different gV  [7]. 
 
As shown in Figure 52 and 53, the magnitudes of nS  from the simulation results are much larger 
than the experimental results because I used 1=α  and frequency equals 1Hz to calculate the 
magnitudes of nS .  Hα  was calculated using the values of the free charge densities in the 
previous experiments, and calculation results gave Hα  was 
3101 −×  [ 21 ].  To match the 
simulation results with the experimental results, the value of Hα  would be 
410− . 
 
nS  is defined as  
 
fNfS
H
n
α
=)(  
 
where the number of carriers in the channel is qVVWLCN tgg /)( −= ; therefore, 
 
 )()( tgg
H
n VVWLfC
qfS
−
=
α
 (5.2) 
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Equation 5.2 shows that Hα  does not change the slopes of the curves on the log-log plot.  When 
VVds 15= , the simulation result shows 32.0dsn VS ∝ .  When VVds 15= , the experimental result 
shows 18.0dsn VS ∝ . 
 
5.3 The Effect of Drain-Source Current on Noise Power Spectra  
 
The relation between the normalized noise power and the drain-source current is 
investigated in this section.  Figure 54 shows the magnitude of the normalized noise power 
versus the drain-source current for different gate voltages (5V, 10V, 13V, 15V, 16V, 18V).  The 
same data was used in the previous section.  In this section the plots are created according to the 
drain-source current instead of the drain-source voltage.  Equation 5.2 shows that the normalized 
noise power is inversely proportional to the channel length (
hanneleffectivec
n L
S 1∝ ).  The length of 
the accumulation region of the channel decreases due to the pinch off point shifts away from the 
drain to the source region, and the resistance of the accumulation region of the channel also 
decreases.  The resistance of the accumulation region of the channel nR  limits the flow of the 
drain-source current.  dsI  increases with decreasing nR .  Thus, the effective channel length 
decreases as dsI  increases in the saturated region (
hanneleffectivec
ds L
I 1∝ ), as shown in Figure 55. 
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Figure 54 Simulation results nS  versus dsI  (simulated times range from µs20  to µs31 ). 
 
Figure 55 The effective channel length with the drain-source current when V15=gV  (simulated 
times range from µs3.8  to µs27 ). 
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I expect that the normalized noise power is proportional to the drain-source current in the 
saturated region ( dsn IS ∝ ).  Figure 54 shows that the simulation results of the normalized noise 
power versus the drain-source current when different gate voltages are applied (5V, 10V, 13V, 
15V, 16V, 18V).  As shown in Figure 54, the normalized noise power increases with increasing 
drain-source current ( dsn IS ∝ ).  And Figure 56 shows the experimental results.  The magnitude 
of dsI  and nS  from the simulation results are different from the experimental results.  As I 
explained in the previous section, the difference is due to the electron drift mobility, Hooge’s 
parameter Hα  and frequency.  
 
 
 
Figure 56 Experiment results nS  versus dsI  for different gV  [7]. 
 
5.4 The Effect of Gate Voltage on Noise Power Spectra 
 
Figure 57 shows the simulation results of the normalized noise power versus the inverse 
of the gate voltage.  nS  is measured for different dsV  (5V, 10V, 13V, 15V, 17V).  Let us consider 
one of the curves from Figure 49 ( VVds 5= ) which shows that dsI  increases with gV  ( )gds VI ∝ .  
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The charge densities in the channel ( N ) increases with gV  ( gVN ∝ ).  If f/1  noise is caused by 
N  independent carriers, and each carrier generates f/1  noise, then the total noise power 
spectrum ( GNS ) due to N  carriers is NGN NSS 1= , where NS1  is the noise power generated by 
one carrier.  In the same way, the total noise power spectrum generated by N2  independent 
carriers is NNG NSS 12 2= .  As I described in the previous chapter, the normalized noise due to N  
carriers is 2
1
2
N
N
N
GN
nN G
NS
G
SS == , and the normalized noise due to N2  carriers is 
nN
N
N
N
N
N
NG
Nn SG
NS
G
NS
G
SS
2
1
2)2(
2
2
1
2
1
2
2
2
2 ==== .  Therefore, doubling the number of carriers halves the 
normalized noise (
N
Sn
1
∝ ).  I expect that the normalized noise power is inversely proportional 
to the gate voltage (
g
n V
S 1∝ ).  Figure 57 shows that the simulation results match with the 
prediction. 
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Figure 57 Simulation results nS  versus gV/1  for different dsV  (simulated times range from µs20  
to µs25 ). 
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6. CONCLUSIONS AND FUTURE WORK 
 
 The objective of this work was to understand the measured results in a-Si:H TFTs 
from previous studies and in particular to test hypotheses put forward by Mr. Kim to 
explain the observed dependence on gate voltage, length and drain-source voltage.  The 
objective was achieved by simulating the operation of the a-Si:H TFT using three main 
equations (Poisson’s equation, the current equation and the continuity equation).  The low 
frequency noise in a-Si:H TFTs can be calculated using the simulation results and 
compared to the experimental results. 
 
Matlab was used to numerically simulate the operation of the a-Si:H TFTs.  
Computation time is important in simulations.  Running time for each equation was 
recorded and compared.  Significantly more time was spent solving Poisson equation 
compare to the other equations.  Therefore, different methods of solving Poisson’s 
equation were tested: the finite element method (FEM), the Gauss-Seidel method (GS), 
Jacobi’s method, and the successive over-relaxation (SOR) method.  In comparison 
among these methods, the SOR method used minimum time.  The 2-D Poisson’s equation 
solver (SOR method) was explained in detail including the initial conditions and the 
boundary conditions.  Verification of the code was achieved by comparing with an 
analytical solution. 
 
In the thesis, I presented 2-D simulation results, and a study of the low frequency 
noise in hydrogenated amorphous silicon thin film transistors.  The simulation results 
show that the magnitude of the drain-source current increases with the drain-source 
voltage and increasing the gate voltage leads to a nonlinear increase in the magnitude of 
the drain-source current.  The simulation results also show that the square root of the 
magnitude of the drain-source current and the gate voltage satisfy the equation 
2)(
2 thg
i
ds VVL
WCI −= µ , and decreasing the effective channel length leads to increase of 
the magnitude of the drain-source current in the saturated region.  The simulated drain-
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source current is approximately a factor of 20 smaller than the experimental data.  I 
believe that the magnitude of the electron drift mobility should have been 10 times larger 
than used in the simulation.  However, the magnitude of the drift mobility should have 
only a minor effect on the charge distribution in the channel.  Thus the noise calculation 
are not affected. 
 
The magnitude of the normalized noise power can be calculated using the 
simulation results.  The analysis results of the noise power show that the normalized 
noise power increases slightly with the drain-source voltage, and the magnitude of the 
normalized noise power is inversely proportional to the gate voltage which is an effect of 
the number of carriers in the channel.  Doubling the number of carriers halves the 
normalized noise.  The magnitude of the normalized noise power is also inversely 
proportional to the channel length which is an effect of the active volume.  The 
magnitude of the normalized noise power agrees with the experimental data for a 
Hooge’s parameter 3101 −×=Hα .  The experimentally determined Hooge’s parameter 
Hα , calculated using the values of the free charge densities in the previous experiments, 
are in the range of 33 102101 −− ×−× [21] in good agreement with the above value. 
 
The low frequency noise in hydrogenated amorphous silicon thin film transistors 
might be due to generation-recombination noise and that type of noise is certainly present 
in a-Si.  Since the simulated noise varies with applied voltages in a manner similar to the 
experiments, the noise in a-Si TFTs is consistent with the noise originating within the a-
Si which was assumed in the noise calculations. 
 
Although the results are in agreement with the hypothesis the noise in the TFTs 
originates with the noise in the a-Si:H, other noise sources might be in agreement with 
the experimental data.  In particular, low frequency noise due to trapping at the interface 
or in the insulator should be considered in future work.  Such a calculation would use the 
carrier density profile in the channel determined by my simulations.  If differences exist 
between the two models, then the experimental data can be used to determine the origin 
of the noise in the a-Si:H TFTs. 
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